devices, interconnect and ultimately product performance and yield. We will present benchmarking of yield loss components for different product classes. We will then propose' several approaches for variability reduction in the design, yield ramp and volume manufacturing phases.
EVOLUTION OF YIELD LOSS MECHANISMS
In the older technology generations, manufacturing yield loss was dominated by random defects. By the time volume manufacturing started, systematic yield loss was typically insignificant. This situation started to change rapidly at the 1 30nm technology node in which the product layout systematic effects became more critical. More recently, due to challenging product performance requirements and increased process variability, parametric yield losses have become significant as well. This evolution in yield loss mechanisms is shown in Figure 1 for the most recent technology nodes in production, namely 130, 90 and 65nm. 65nm This breakdown of yield loss mechanisms is, however, very much dependent on the class of products. Clearly, memory products with abundant redundancy exhibit different Paretos than SOC products. Moreover, even within SOC products, this breakdown varies among different product classes. In the next section, we will examine the sources of process variability for the most recent technology nodes. As can be seen, for 90 and 65nm nodes, random defect limited yield losses contribute less than 50% to the overall yield loss and the layout systematic and parametric yield losses continue to increase. There is also a fourth category of manufacturing yield losses: product systematics that are only observable for specific products. These effects may be caused by the product reticle effects or specific product sensitivities to within-wafer non-uniformities. 
PROCESS VARIABILITY SOURCES
!
YIELD VARIABILITY IN PROCESS RAMP
In the previous section, we focused on the parametric variability of transistor and interconnects. In this section, we will describe the main reasons for functional yield losses. In the process of ramping yield, the initial focus is on the intrinsic module variability due to basic process integration issues and process windows. It is extremely important not only to lower the layer defectivity and fail rates for contact/via holes but also to reduce their variability by properly centering the process. Adequate module characterization is an absolute must in order to observe defectivity levels below single parts per billion from very few wafers. To achieve these observability levels, full reticle test structures are required which have a rich set of structures that characterize all random defectivity and which have comprehensive layout patterns that represent the particular product type in terms of density and density gradient ranges, and difficult-to-print patterns. This requires a sophisticated Design Of Experiments (DOE) to optimally utilize the reticle area. To increase the learning rate, short flow test structures are required for both FEOL and
BEOL parts of the process flow. These short flows are sufficiently efficient to fully characterize the distributions of key module parameters across the entire hierarchy of variations, as shown in Figure 7 for two examples of key module failure types, namely Poly shorts and Via 1 opens. As can be seen from this figure, the within-wafer spatial variations (zonal variations) and wafer-wafer variations dominate, which can be explained by the challenges of maintaining process uniformity for 300 mm wafers and the large percentage of single wafer process steps. The same conclusion is true for product yield. The ability to accurately extract module defectivity/failure rates and their spatial distributions is crucial for ramping yield because the key factors driving module parameter variability must be identified and prioritized.
The details of the limited-yield modeling approach for the individual yield loss mechanisms are beyond the scope of this paper but can be found in [1] . The main benefit of the YIMP methodology is that it quantifies the yield issues for a particular product, or set of products. This allows for better prioritization of resources, more accurate production planning and scheduling, and finally, faster time-to-volume.
The key difference between the YIMP methodology and traditional methods is that YIMP accounts for the product design [2] . Typically, fabs use the yield of test vehicles to determine which process modules are causing problems. For example, if the yield of stacked via structures is lower than the yield of contact structures, the conclusion is that there is a problem with the stacked vias; subsequently, resources are put on this issue. The YIMP methodology, however, may draw a different conclusion because it accounts for the impact on overall product yield rather than simply the yield of an individual process step. Information from the YIMP analysis can be used to create a Pareto chart of yield loss mechanisms for a particular product manufactured with a given fabrication process. Efforts can then be prioritized to focus on improving yield by improving the process module (e.g., NiSi), modifying layout design rules, or even modifying the product design.
YIELD VARIABILITY IN VOLUME PRODUCTION All the failure rates (e.g., for contact/via opens and also random defect characteristics) necessary to predict yield of the actual product can be determined since the product design features (number of non-redundant contacts, number of redundant contacts, and critical areas per layer) can be extracted. The detailed yield loss breakdown per layer and even the root cause mechanisms can now be presented in a Yield Impact (YIMP) table.
Figure 8. Yield Impact Matrix
While the main objective in a yield ramp is to reduce the intrinsic module variability by making sure that the lead product can be robustly manufactured within the available process windows, the ramp is typically performed using a limited set of tools. Hence, issues like tool/chamber matching, optimization of xxvii be fully addressed for the entire equipment set over an extended period of time. Moreover, there will be excursions caused typically by equipment malfunction. The popular myth is that most of the production yield variability is caused by the excursions and this is the focus of metrology, defect inspection and SPC.
Let us now examine the validity of this myth. First, we will define the concepts of baseline wafers and excursion wafers. We will define baseline as the largest population of wafers classified by bin and spatial signatures. Note that it can include low and high yielding wafers if they have the same wafer map and same ratio of bin fallouts. Figure 9 illustrates spatial distributions in baseline wafers. Excursion wafers, on the other hand, are the ones with significantly different spatial and bin signatures (as shown in Figure 10 ). In this benchmarking, only 15% of all wafers were classified as excursions, mostly due to equipment malfunctions. The remaining 85% were the baseline wafers with most of the variability distributed between within-wafer and wafer-wafer.
Finally, if we decompose the total product yield by the limited yield for baseline and excursion so Y_total =LY_baseline * LY_excursions, then, in this study, the excursion limited yield is 90% while the best fabs achieve the value of 95%. Hence, even for volume production there is a big incentive to focus on baseline variability reduction.
Again, however, if we cannot characterize this variability accurately and identify the root causes, there is no clear path to reducing the tails of the distributions. It is then interesting to examine how many wafers of short flow vehicles, called Characterization Vehicles (CVs), are required to fully characterize the baseline variability. Figure 12 demonstrates that it takes only 80-120 short flow CV wafers (which corresponds to 25-40 full flow equivalent wafers) to predict 85% of the baseline yield variability for thousands of product wafers in the 130nm process. Based upon this classification, we can now verify the percentage of wafers in both populations. Figure 11 shows this for 6200 wafers manufactured in a state-of-the-art 300mm fabline. Memory bit-cell still plays a critical role during technology development because it is often used to tune and optimize the process flow and OPC. The need for larger embedded memories drives the implementation of very high-density bitcell layouts and of aggressive ad-hoc design rules along with custom, hand-optimized OPC. In fact, these dense SRAMs are the first victims of increased process variability; achieving acceptable noise margins and stability for the required values of Vmin has been extremely challenging for 65 and 45nm technologies. To preserve the 6-transistor architecture, layout of SRAM bit-cells had to be restricted to uni-directional poly and some patterning requirements had to be relaxed. Figure 17 shows Intel's bitcell in 65nm technology [5] .
Moreover, shorter bitline and full metal wordline with wider spacing had to be employed to improve timing performance. Furthermore, many circuit techniques, ranging from multiple, Vcc, adaptive array biasing and better error detection/correction schemes, are implemented to provide robust SRAMs.
Finally, we should also address the issue of parametric yield losses in the analog parts of SOCs. It is not uncommon to observe failures in PLLs or even memory periphery circuitry. Again, the key is to provide a thorough statistical characterization of transistor performance variability, including both random and systematic effects including device mismatch characteristics. Then it becomes possible to perform statistical optimization of these analog functional blocks to center the designs for the actual process windows. The short flow vehicles (CVs) described above provide excellent infrastructure to reduce process variability. Due to the small number of short flow wafers required for accurate characterization of process modules, efficient experiments can be run to center the process for the type of leading products being ramped up in the process. The same short flow infrastructure can also be used for equipment/chamber matching and even for PM/consumable optimization. This will allow for a significant reduction in baseline variability as illustrated in Figure 18 . This 3-month program focused on baseline variability reduction resulted in significant improvement in both the mean value of wafer yield and also in the reduction of normalized standard deviation from 22 to 18%; this baseline improvement accounted for 75% of the overall yield improvement. In this focused effort, the process has become more stable and even the excursion limited yield increased to 95%. After 3 quarters of this program, the normalized standard deviation was reduced by a factor of 2.
It must be clearly stated, however, that the short flows are not sufficient to improve yield stability in volume production since there are many tools of the same type (e.g., scanners, CVD, CMP) used for manufacturing product wafers; equipment malfunctions or drifts, and all of these tools must be monitored continuously for product wafers. This is accomplished by collecting data from in-situ sensor Chain pitch C -hain pitchh measurements, parametric and defect in-line metrology, etests from PCMs placed on scribe lines, and finally, product tests. Due to the time-consuming nature of the in-line metrology and limited capacity of the capital intensive metrology equipment, only sampling of a few wafers per lot can be afforded. As a result, it is extremely difficult to catch excursion wafers this way. PCM measurements are also relatively slow and only a few structures are measured per wafer and only a few wafers per lot. This is a problem since, as we stated before, most of the variability comes from within-wafer or wafer-to-wafer sources. Although product test provides very thorough coverage, diagnosis of yield loss root causes from product test is extremely difficult.
Fortunately, it is possible to utilize the scribe area on production wafers in a much more efficient fashion by designing test structures that can be stacked on top of each other underneath the pads. Hence, the entire scribe area can be utilized for each layer (active, poly, metal, via,...) providing very good coverage for random defectivity/fail rates (large critical area) and also key systematic defects. An efficient switching matrix can be implemented using active devices so all of these structures can be tested. Moreover, this Scribe CV design allows for identification of defective layer and defect type (short, open metal or via, resistive via, etc.). These scribe structures can be tested on a massively parallel tester in such a way that 120 65x4000 micron locations on the wafer can be finished in 10 minutes, which is equivalent to testing a small number of PCM structures in 9 locations per wafer. Such a coverage allows for quick detection of excursions, spatial distribution and wafer-to-wafer variations, thus accelerating root cause identification. Figure 19 shows an example of Scribe CV results for poly stack opens and their correlation to the product yield. This concept of fast, testable scribe structures has also been extended to the parametric characterization of variability. Fast, parallel-testable device arrays are placed in the scribe area (again, in 120 locations per wafer, for example) in the Device Scribe CV and can fully characterize the spatial distribution of device electrical parameters. In the current implementation, 320 device I-V characteristic sweeps in an array can be performed in 11 seconds.
The above mentioned techniques provide very valuable characterization of variability components and can lead to root cause determination. Although scribe test structures (like PCMs) can be tested in-line (after low level metallization steps), this is, for all practical purposes, post-mortem analysis (product test is for sure) and equipment excursions (or drifts), if undetected earlier, can result in a large number of wafers/lots with very low yield thus contributing to the overall yield variability.
Yield Relevant Statistical Process Control
In recent years, there has been tremendous progress in providing equipment with an array of in-situ sensors which perform thousands of measurements in real-time. Most of the modern fabs invested in Fault Detection and Classification (FDC) systems which analyze the multi-variate distributions of the in-situ sensor data to determine if the equipment set performs within the prescribed specifications. Until now, however, these FDC systems have been focused mostly on equipment health monitoring independent of the product yield impact requirements. If we utilize the concepts described above (i.e., short flow and scribe CV test structures, and the ability to map their results into a product yield impact matrix), it becomes possible to develop a new yield-relevant approach to SPC, and even APC. This is of crucial importance for an overall fab operation efficiency. If the process is fully tuned to the product requirements and statistical process control assures that the equipment shut downs occur only in the case of yield relevant events, the economic impact can be quite significant.
Although mapping of FDC parameters to product yield has been attempted, it is virtually mission impossible because of the mapping of many thousands of in-situ parameters into a single response. With the ability to extract module level characteristics using short flow and scribe CV test structures, it is now possible to build two-level hierarchical models with the first layer providing the mapping of the most relevant FDC variables into the module characteristics (defectivity, fail rates, layer resistivities, electrical measurements of CDs, layer thicknesses, etc.). This mapping can even include spatial within-wafer distribution parameter and, of course, wafer-towafer level variability. The second layer is the mapping of the module characteristics to product yield via the Yield Impact Matrix. Actually, this mapping can be performed for all limited yields for all key modules, as well as product functional blocks.
This allows for construction of very robust models which can capture the main dependencies and can be frequently updated based on new scribe test structure data from the production wafers spanning the entire set of equipment. Such models can now be inverted to determine the acceptability region in the FDC parameter space and thus yield-relevant SPC Out of Control (OOC) Limits can be derived [6] . Figure 20 depicts the predictive capability of such models for the contact to N+ active opens vs. the key FDC parameters of the RIE module. These models can be also applied to derive yield-relevant spec limits for virtual metrology, feedback (run-to-run) and feedforward APC. Finally, with the advances in process observability via in-situ equipment data collection, there is also an opportunity to advance process control methodology. It should be possible to detect excursions on the spot and quickly identify and fix the root causes. It should also be feasible to act on the tails of parameter distributions by effective feed-forward and possibly even real-time control. If the control limits are derived in a yield-relevant fashion, it would then be feasible to control yield and performance variability for each high volume product which would lead to a significant increase in fab profitability.
